project_1 - [C:/Users/ganes/project_1/project_1.xpr] - Vivado 2026.1

File Edit Flow Tools Reports Window Layout View Help Quick Access

write_bitstream ERROR

FLOW NAVIGATOR

- IP Integrator
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- Simulation
  - Run Simulation
- RTL Analysis
  - Run Linter
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Report Noise
    - Schematic
- Synthesis
  - Run Synthesis
  - Open Synthesized Design
- Implementation
  - Run Implementation
  - Open Implemented Design
- Program and Debug

Elaborated Design - xc7vx485tffg1157-1

Default Layout

Sources | Netlist

alu_4bit


- Nets (33)
- Leaf Cells (7)

Source File Properties

Select an object to see properties

Project Summary | Schematic | ALU_4Bit.v (2) | tb_alu_4bit.v (2)

6 Cells | 15 I/O Ports | 33 Nets



Tcl Console | Messages | Log | Reports | Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	WBSS	TPWS	Total Power	Failed Routes	Methodology	RQA Score	QoR Suggestions	LUT	FF	BRAM	URAM	DSP	Start
synth_1	constrs_1	synth_design Complete!												8	0	0	0	0	11/1/26,
impl_1	constrs_1	write_bitstream ERROR	NA	NA	NA	NA		NA	2.654	0				8	0	0	0	0	11/1/26,

31°C Partly cloudy

Search

ENG IN

18:27 01-11-2026